Abstract-This paper analyzes the phase margin of first-order and second-order control loops in the presence of a loop delay and establishes rules of thumb on the maximum permissible delay for a given phase margin. Both discrete-time and continuous-time loops are considered. Results are applicable, for example, to adaptive filters and to first-order and second-order phase-locked loops.
I. INTRODUCTION

D
ATA receivers for digital transmission and storage systems normally contain various control loops (e.g., automatic gain control, adaptive dc compensation, adaptive equalization, and timing recovery) that jointly act to permit reliable data recovery in spite of varying or uncertain system conditions [1] , [2] . Data rates and computational requirements in these systems tend to outpace Moore's law [3] , [4] . This spurs increasing use of techniques such as pipelining and parallelization. As a result, loop delays increase and can become a limiting factor, especially during acquisition.
Control loops in data receivers are often decision-directed, i.e., control information is derived with the aid of the bit decisions. Bit detectors necessarily become increasingly powerful, and, as a consequence, their detection delay increases, thus further increasing loop delay. Especially during acquisition, the compound loop delay can become prohibitively large. A typical approach to mitigate this problem involves the use of auxiliary detectors that produce tentative decisions with minimum delay [5] , [6] .
Against the above background, it is increasingly important to understand how loop delay affects the properties of the loop. Previous studies have been directed at identifying the edge of the stability region of first-order and second-order discrete-time loops in the presence of a loop delay [7] , [8] . In practice, it is desirable to operate loops well within the stability region. In this respect, the so-called phase margin is often used as a measure of the degree of loop stability, and it is desirable to be able to dimension the loop for a prescribed phase margin. This paper analyzes the impact of loop delay on the phase margin of firstand second-order control loops of both the discrete-time and the continuous-time variety, with the remainder of the paper organized as follows. Section II analyzes the first-order loop, which is representative, for example, of automatic gain control (AGC) loops, dc control loops, and adaptive equalizers. Section III focuses on the second-order discrete-time high-gain loop. Since second-order control loops are mainly found in phase-locked loops (PLLs), this section is cast in PLL terms. This also applies to Section IV, which focuses on the second-order continuous-time high-gain loop. Behavior of this loop can approximate that of its discrete-time counterpart, yet analytical results are comparatively simple and hence insightful. For both loops, an adequate phase margin is required to limit jitter. Section V establishes rules of thumb for accomplishing a prescribed phase margin and draws conclusions. Detailed analysis for the secondorder discrete-time and continuous-time loops is relegated to Appendices I and II.
II. FIRST-ORDER CONTROL LOOP
We first consider the discrete-time first-order loop (Fig. 1) . The ideal value of the control parameter is denoted , the actual value is denoted , and the error is denoted (the subscript denotes the time index expressed in sampling intervals ). The error is delayed by sampling intervals and scaled by a compound loop gain which determines loop bandwidth and tracking speed. The loop is closed via a first-order ideal integrator (the symbol denotes a delay of one sampling interval ). The model of Fig. 1 is illustrative for, e.g., AGC and dc compensation loops. A typical gain for such loops is during acquisition. After acquisition, a substantially lower value (e.g., ) is normally used for parameter tracking. In the absence of a delay , the loop has a first-order exponential impulse response with a time constant (expressed in seconds). We can think of as the normalized time constant, i.e., the time constant expressed in symbol intervals . 
III. SECOND-ORDER DISCRETE-TIME PHASE-LOCKED LOOP
This loop is of the high-gain second-order type and has the discrete-time model of Fig. 2 . The input phase is tracked by a voltage-controlled oscillator (VCO) that is modeled as an ideal integrator with output phase . The phase error (normalized in sampling intervals ) serves as the VCO input after being delayed across sampling intervals and filtered by the loop filter. This filter has a proportional and an integrating path with total open-loop gains and , respectively. Any gain of the phase detector and/or VCO is accommodated in and . These two parameters together determine the normalized natural frequency and damping factor of the PLL according to [2, Ch. 11] and (1) A typical loop uses during acquisition and during tracking. In both cases, the damping factor is in the order of unity.
It is worth mentioning that the notions of natural frequency and damping factor pertain to a second-order system and are, hence, strictly speaking, only applicable in the absence of a delay . For the sake of consistency, we will nevertheless use them here, defined as in (1), for any value of .
The phase margin of the loop is derived in Appendix I. For various values of , Fig. 3 portays the combinations of and that yield a phase margin of 60 . Similar graphs are shown in Fig. 4 for phase margins of 30 and 0 . The latter margin corresponds to the edge of the stability region, which was derived earlier in [7] .
Irrespective of , for phase margins of practical interest, the curves all have a maximum for damping factors in the order of unity. They level off only slowly as increases beyond this optimum, yet decline rapidly as decreases. This suggests that a proper engineering choice for would be a value somewhat above unity. 
IV. SECOND-ORDER CONTINUOUS-TIME PHASE-LOCKED LOOP
The phase margin of the continuous-time PLL is derived in Appendix II and has a considerably simpler analytical form than that of the discrete-time PLL. Specifically, (2) where is a monotonically increasing function of the damping factor and is the effective loop delay in seconds. In terms of the discrete-time loop of Fig . 2 , we may equate with where the contribution accounts for the effective delay of the discrete-time integrator that models the VCO.
In the absence of a loop delay (i.e., for ), PM is fully determined by and does not depend on . The presence of a loop delay causes PM to decrease in linear proportion to the normalized loop delay . Figs. 5 and 6 are the counterparts of Figs. 3 and 4 . Only for small loop delays in conjunction with a small phase margin is there a significant difference between the characteristics of both PLLs. For phase margins of practical interest, we can use the simple analytical results of Appendix II as a close approximation for those of the discrete-time PLL.
Since PM depends on the product of and , the curves of Fig. 5 (and similarly for Fig. 6 ) are identical except for a -axis scaling factor. Accordingly, for a given phase margin, their global maximum occurs for the same damping factor , irrespective of . Similarly, the minimum damping factor that is needed to achieve a prescribed phase margin PM is independent of and is the solution of the equation . An equivalent (though slightly more complex) equation was derived earlier for loops without delay in [9, eq. 6.31]. Fig. 7 depicts for phase margins between 0 and 90 . For small phase margins (say below 45 ), increases linearly with PM. At higher phase margins, it increases ever more rapidly, and very large damping factors are required for phase margins close to 90 . Fig. 8 , computed from (2), depicts the maximum normalized loop delay that is permissible for a given phase margin PM.
For a practical damping factor in the order of unity or somewhat higher, the normalized loop delay should apparently be of the order of 0.1 to 0.2 to achieve practical phase margins on the order of 45 to 60 . The points at which the curves of Fig. 8 cross the axis define the highest phase margins that are achievable with a given damping factor and are consistent with the minimum damping factor that is needed for a prescribed phase margin as in Fig. 7 .
V. FINAL REMARKS
For loop conditions of practical interest, we have found that the discrete-time and continuous-time loops behave essentially identically in the presence of a loop delay. This is true both for first-order and second-order loops. The above results permit us to formulate the following simple rules of thumb.
1) In first-order loops, loop delay should be less than half of the normalized loop time constant in order for the loop to have an adequate phase margin. Equivalently, loop dynamics should be dimensioned for to be at least twice as large as . 2) In high-gain second-order loops, the damping factor is preferably selected somewhat larger than unity, irrespective of . Here, loop delay should be at least 5 to 10 times smaller than the inverse of the normalized natural frequency in order for the loop to have an adequate phase margin. Equivalently, should be chosen to be at least 5 to 10 times smaller than . These rules are likely to be helpful in the design of the concerned loops.
APPENDIX I PHASE MARGIN OF HIGH-GAIN SECOND-ORDER
DISCRETE-TIME PLL For practical values of and , will always be positive, and, since the desired value of is also positive, the solution will be , i.e., the root with the sign in (3).
It should be noted that is four times the square of a sine, and for this reason can fundamentally not become larger than 4. In cases where exceeds 4, there exists no frequency for which for the given values of , , and . The phase margin is determined by the phase of at the frequency that was just identified. The phase of depends on according to (4) It follows that
APPENDIX II PHASE MARGIN OF HIGH-GAIN SECOND-ORDER CONTINUOUS-TIME PLL
The model of this PLL is the one of Fig. 2 but with all discretetime operations replaced by their continuous-time counterparts. Specifically, discrete-time integrators are replaced by continuous-time integrators (with transfer function where is the angular frequency), and the discrete loop delay of sampling intervals is replaced by a continuous delay
. The corresponding open-loop transfer function is
We first identify the angular frequency at which . Clearly, so that if and only if (6) We recall that and . Condition (6) may be recast in terms of and as (7) It can be observed that only the ratio of and comes into play. The absolute value of does not matter. Equation (7) has only one positive root, which is given by Correspondingly, , where . Having identified , we next turn our attention to the phase characteristics of . Clearly
The phase margin may be expressed in terms of and as
